

**This version was produced for on-line distribution and is  
not available at the Motorola Literature Distribution Center**

## ***Technical Supplement***

### **MC68HC912BC32 Electrical Characteristics**

The MC68HC912BC32 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (CPU12), 32-Kbyte flash EEPROM, 1-Kbyte RAM, 768-byte EEPROM, an asynchronous serial communications interface (SCI), a serial peripheral interface (SPI), an 8-channel timer and 16-bit pulse accumulator, a 10-bit analog-to-digital converter (ADC), a four-channel pulse-width modulator (PWM), and a CAN 2.0B compatible controller (MSCAN12). System resource mapping, clock generation, interrupt control and bus interfacing are managed by the Lite integration module (LIM). The MC68HC912BC32 has full 16-bit data paths throughout, however, the multiplexed external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems.

This supplement contains the most accurate electrical information for the MC68HC912BC32 microcontroller available at the time of publication. The information should be considered preliminary and is subject to change. The following characteristics are contained in this document:

**Table 1 Maximum Ratings**

**Table 2 Thermal Characteristics**

**Table 3 DC Electrical Characteristics**

**Table 4 Supply Current**

**Table 5 ATD Maximum Ratings**

**Table 6 ATD DC Electrical Characteristics**

**Table 7 Analog Converter Characteristics (Operating)**

**Table 8 ATD AC Characteristics (Operating)**

**Table 9 EEPROM Characteristics**

**Table 10 Flash EEPROM Characteristics**

**Table 11 Pulse Width Modulator Characteristics**

**Table 12 Control Timing**

**Table 13 Peripheral Port Timing**

**Table 14 Multiplexed Expansion Bus Timing**

**Table 15 SPI Timing**

**PRELIMINARY**



**Table 1 Maximum Ratings<sup>1</sup>**

| Rating  | Symbol                     | Value                                    | Unit |
|---|----------------------------|--|------|
| Supply voltage  | $V_{DD}, V_{DDA}, V_{DDX}$ | -0.3 to +6.5                             | V    |
| Input voltage   | $V_{IN}$                   | -0.3 to +6.5                             | V    |
| Operating temperature range <sup>2</sup><br>MC68HC912BC32FU<br>MC68HC912BC32CFU | $T_A$                      | $T_L$ to $T_H$<br>0 to +70<br>-40 to +85 | °C   |
| Storage temperature range   | $T_{STG}$                  | -55 to +150                              | °C   |
| Current drain per pin <sup>3</sup><br>Excluding $V_{DD}$ and $V_{SS}$           | $I_{IN}$                   | $\pm 25$                                 | mA   |
| $V_{DD}$ differential voltage   | $V_{DD}-V_{DDX}$           | 6.5                                      | V    |

## NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposures to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Refer to MC68HC912BC32TS/D Technical Summary for complete part numbers.
3. One pin at a time, observing maximum power dissipation limits. Internal circuitry protects the inputs against damage caused by high static voltages or electric fields; however, normal precautions are necessary to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Extended operation at the maximum ratings can adversely affect device reliability. Tying unused inputs to an appropriate logic voltage level (either GND or  $V_{DD}$ ) enhances reliability of operation.

**Table 2 Thermal Characteristics**

| Characteristic  | Symbol        | Value  | Unit   |
|---|---------------|--|--------|
| Average junction temperature  | $T_J$         | $T_A + (P_D \times \Theta_{JA})$                             | °C     |
| Ambient temperature   | $T_A$         | User-determined  | °C     |
| Package thermal resistance (junction-to-ambient)<br>80-pin quad flat pack (QFP) | $\Theta_{JA}$ | 85   | °C/W   |
| Total power dissipation <sup>1</sup>  | $P_D$         | $P_{INT} + P_{I/O}$<br>or<br>$K$<br>$\overline{T_J + 273°C}$ | W      |
| Device internal power dissipation   | $P_{INT}$     | $I_{DD} \times V_{DD}$                                       | W      |
| I/O pin power dissipation <sup>2</sup>  | $P_{I/O}$     | User-determined  | W      |
| A constant <sup>3</sup>   | $K$           | $P_D \times (T_A + 273°C) + \Theta_{JA} \times P_D^2$        | W · °C |

## NOTES:

1. This is an approximate value, neglecting  $P_{I/O}$ .
2. For most applications  $P_{I/O} \ll P_{INT}$  and can be neglected.
3. K is a constant pertaining to the device. Solve for K with a known  $T_A$  and a measured  $P_D$  (at equilibrium). Use this value of K to solve for  $P_D$  and  $T_J$  iteratively for any value of  $T_A$ .

**Table 3 DC Electrical Characteristics** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted

| Characteristic  | Symbol    | Min                              | Max                              | Unit  |
|---|-----------|----------------------------------|----------------------------------|---|
| Input high voltage, all inputs  | $V_{IH}$  | $0.7 \times V_{DD}$              | $V_{DD} + 0.3$                   | V   |
| Input low voltage, all inputs   | $V_{IL}$  | $V_{SS} - 0.3$                   | $0.2 \times V_{DD}$              | V   |
| Output high voltage, all I/O and output pins except XTAL<br>Normal drive strength<br>$I_{OH} = -10.0 \mu\text{A}$<br>$I_{OH} = -0.8 \text{ mA}$   | $V_{OH}$  | $V_{DD} - 0.2$<br>$V_{DD} - 0.8$ | —<br>—                           | V<br>V  |
| Reduced drive strength<br>$I_{OH} = -4.0 \mu\text{A}$<br>$I_{OH} = -0.3 \text{ mA}$   |           | $V_{DD} - 0.2$<br>$V_{DD} - 0.8$ | —<br>—                           | V<br>V  |
| Output low voltage, all I/O and output pins except XTAL<br>Normal drive strength<br>$I_{OL} = 10.0 \mu\text{A}$<br>$I_{OL} = 1.6 \text{ mA}$  | $V_{OL}$  | —<br>—                           | $V_{SS} + 0.2$<br>$V_{SS} + 0.4$ | V<br>V  |
| Reduced drive strength<br>$I_{OL} = 3.6 \mu\text{A}$<br>$I_{OL} = 0.6 \text{ mA}$   |           | —<br>—                           | $V_{SS} + 0.2$<br>$V_{SS} + 0.4$ | V<br>V  |
| Input leakage current <sup>1</sup><br>$V_{in} = V_{DD}$ or $V_{SS}$ All input only pins except $\overline{IRQ}$ , ATD <sup>2</sup> and $V_{FP}$<br>$V_{in} = V_{DD}$ or $V_{SS}$ $\overline{IRQ}$ | $I_{in}$  | —<br>—                           | $\pm 2.5$<br>$\pm 10$            | $\mu\text{A}$<br>$\mu\text{A}$                  |
| Three-state leakage, I/O ports, BKGD, and RESET   | $I_{OZ}$  | —                                | $\pm 2.5$                        | $\mu\text{A}$                                   |
| Input capacitance<br>All input pins and ATD pins (non-sampling)<br>ATD pins (sampling)<br>All I/O pins  | $C_{in}$  | —<br>—<br>—                      | 10<br>15<br>20                   | pF<br>pF<br>pF                                  |
| Output load capacitance<br>All outputs except PS[7:4]<br>PS[7:4] when configured as SPI   | $C_L$     | —<br>—                           | 90<br>200                        | pF<br>pF  |
| Programmable active pull-up current<br>$XIRQ$ , $\overline{DBE}$ , $\overline{LSTRB}$ , $R/W$ , ports A, B, DLC, P, S, T<br>MODA, MODB active pull down during reset<br>BKGD passive pull up      | $I_{APU}$ | 50<br>50<br>50                   | 500<br>500<br>500                | $\mu\text{A}$<br>$\mu\text{A}$<br>$\mu\text{A}$ |

## NOTES:

1. Specification is for parts in the -40 to +85°C range. Higher temperature ranges will result in increased current leakage.
2. See **Table 6 ATD DC Electrical Characteristics**.

**Table 4 Supply Current** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted

| Characteristic   | Symbol    | 8 MHz<br>Typical | 2 MHz     | 4 MHz      | 8 MHz      | Unit          |
|--|-----------|------------------|-----------|------------|------------|---------------|
| Maximum total supply current<br><b>RUN:</b><br>Single-chip mode<br>Expanded mode       | $I_{DD}$  |                  | 15<br>25  | 25<br>45   | 45<br>70   | mA<br>mA      |
| <b>WAIT:</b> (All peripheral functions shut down)<br>Single-chip mode<br>Expanded mode | $W_{IDD}$ |                  | 1.5<br>4  | 3<br>7     | 5<br>10    | mA<br>mA      |
| <b>STOP:</b><br>Single-chip mode, no clocks<br>-40 to +85                              | $S_{IDD}$ |                  | 10        | 10         | 10         | $\mu\text{A}$ |
| Maximum power dissipation <sup>1</sup><br>Single-chip mode<br>Expanded mode            | $P_D$     |                  | 75<br>125 | 125<br>225 | 225<br>350 | mW<br>mW      |

## NOTES:

1. Includes  $I_{DD}$  and  $I_{DDA}$ .

**Table 5 ATD Maximum Ratings**

| Characteristic  | Symbol                                   | Value                        | Units  |
|---|--|------------------------------|--------|
| ATD reference voltage<br>$V_{RH} \leq V_{DDA}$<br>$V_{RL} \geq V_{SSA}$ | $V_{RH}$<br>$V_{RL}$                     | -0.3 to +6.5<br>-0.3 to +6.5 | V<br>V |
| $V_{SS}$ differential voltage   | $ V_{SS} - V_{SSA} $                     | 0.1                          | V      |
| $V_{DD}$ differential voltage   | $V_{DD} - V_{DDA}$<br>$V_{DDA} - V_{DD}$ | 6.5<br>0.3                   | V<br>V |
| $V_{REF}$ differential voltage  | $ V_{RH} - V_{RL} $                      | 6.5                          | V      |
| Reference to supply differential voltage                                | $ V_{RH} - V_{DDA} $                     | 6.5                          | V      |

**Table 6 ATD DC Electrical Characteristics**

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , ATD Clock = 2 MHz, unless otherwise noted

| Characteristic  | Symbol                   | Min                    | Max         | Unit     |
|---|--------------------------|------------------------|-------------|----------|
| Analog supply voltage                                 | $V_{DDA}$                | 4.5                    | 5.5         | V        |
| Analog supply current, normal operation               | $I_{DDA}$                |                        | 1.0         | mA       |
| Reference voltage, low                                | $V_{RL}$                 | $V_{SSA}$              | $V_{DDA}/2$ | V        |
| Reference voltage, high                               | $V_{RH}$                 | $V_{DDA}/2$            | $V_{DDA}$   | V        |
| $V_{REF}$ differential reference voltage <sup>1</sup> | $V_{RH}-V_{RL}$          | 4.5                    | 5.5         | V        |
| Input voltage <sup>2</sup>                            | $V_{INDC}$               | $V_{SSA}$              | $V_{DDA}$   | V        |
| Input current, off channel <sup>3</sup>               | $I_{OFF}$                |                        | 100         | nA       |
| Reference supply current                              | $I_{REF}$                |                        | 250         | $\mu$ A  |
| Input capacitance                                     | Not Sampling<br>Sampling | $C_{INN}$<br>$C_{INS}$ | 10<br>15    | pF<br>pF |

## NOTES:

1. Accuracy is guaranteed at  $V_{RH} - V_{RL} = 5.0V \pm 10\%$ .
2. To obtain full-scale, full-range results,  $V_{SSA} \leq V_{RL} \leq V_{INDC} \leq V_{RH} \leq V_{DDA}$ .
3. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each  $10^\circ\text{C}$  decrease from maximum temperature.

**Table 7 Analog Converter Characteristics (Operating)**

$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , ATD Clock = 2 MHz, unless otherwise noted

| Characteristic                                 | Symbol  | Min  | Typical | Max                   | Unit             |
|--|---------|------|---------|-----------------------|------------------|
| 8-Bit resolution <sup>1</sup>                  | 1 count |      | 20      |                       | mV               |
| 8-Bit Differential non-linearity <sup>2</sup>  | DNL     | -0.5 |         | +0.5                  | count            |
| 8-Bit Integral non-linearity <sup>2</sup>      | INL     | -1   |         | +1                    | count            |
| 8- Bit Absolute error <sup>2,3</sup>           | AE      | -1   |         | +1                    | count            |
| 10-Bit Resolution <sup>1</sup>                 | 1 count |      | 5       |                       | mV               |
| 10-Bit Differential non-linearity <sup>2</sup> | DNL     | -1   |         | 1                     | count            |
| 10-Bit Integral non-linearity <sup>2</sup>     | INL     | -2   |         | 2                     | count            |
| 10-Bit Absolute error <sup>2,3</sup>           | AE      | -2.5 |         | 2.5                   | count            |
| Maximum source impedance                       | $R_S$   |      | 20      | See note <sup>4</sup> | $\text{K}\Omega$ |

## NOTES:

1.  $V_{RH} - V_{RL} \geq 5.12\text{V}$ ;  $V_{DDA} - V_{SSA} = 5.12\text{V}$
2. At  $V_{REF} = 5.12\text{V}$ , one 8-bit count = 20 mV, and one 10-bit count = 5mV.
3. These values include quantization error which is inherently 1/2 count for any A/D converter.
4. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. Expected error in result value due to junction leakage is expressed in voltage ( $V_{ERRJ}$ ):

$$V_{ERRJ} = R_S \times I_{OFF}$$

where  $I_{OFF}$  is a function of operating temperature. Charge-sharing effects with internal capacitors are a function of ATD clock speed, the number of channels being scanned, and source impedance. For 8-bit conversions, charge pump leakage is computed as follows:

$$V_{ERRJ} = .25\text{pF} \times V_{DDA} \times R_S \times \text{ATDCLK} / (8 \times \text{number of channels})$$

**Table 8 ATD AC Characteristics (Operating)** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , ATD Clock = 2 MHz, unless otherwise noted

| Characteristic  | Symbol                       | Min      | Max      | Unit                    |
|---|------------------------------|----------|----------|-------------------------|
| MCU clock frequency (p-clock)   | $f_{PCLK}$                   | 2.0      | 8.0      | MHz                     |
| ATD operating clock frequency   | $f_{ATDCLK}$                 | 0.5      | 2.0      | MHz                     |
| ATD 8-Bit conversion period<br>clock cycles <sup>1</sup><br>conversion time <sup>2</sup>  | $n_{CONV8}$<br>$t_{CONV8}$   | 18<br>9  | 32<br>16 | cycles<br>$\mu\text{s}$ |
| ATD 10-Bit conversion period<br>clock cycles <sup>1</sup><br>conversion time <sup>2</sup> | $n_{CONV10}$<br>$t_{CONV10}$ | 20<br>10 | 34<br>17 | cycles<br>$\mu\text{s}$ |
| Stop and ATD power up recovery time <sup>3</sup><br>$VDDA = 5.0\text{V}$                  | $t_{SR}$                     |          | 10       | $\mu\text{s}$           |

## NOTES:

1. The minimum time assumes a final sample period of 2 ATD clock cycles while the maximum time assumes a final sample period of 16ATD clocks.
2. This assumes an ATD clock frequency of 2.0MHz.
3. From the time ADPU is asserted until the time an ATD conversion can begin.

**Table 9 EEPROM Characteristics** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted

| Characteristic   | Symbol       | Min    | Typical             | Max            | Unit   |
|--|--------------|--------|---------------------|----------------|--------|
| Minimum programming clock frequency <sup>1</sup>             | $f_{PROG}$   | 1.0    |                     |                | MHz    |
| Programming time   | $t_{PROG}$   |        |                     | 10             | ms     |
| Clock recovery time, following STOP, to continue programming | $t_{CRSTOP}$ |        |                     | $t_{PROG} + 1$ | ms     |
| Erase time   | $t_{ERASE}$  |        |                     | 10             | ms     |
| Write/erase endurance  |              | 10,000 | 30,000 <sup>2</sup> |                | cycles |
| Data retention   |              | 10     |                     |                | years  |

## NOTES:

1. RC oscillator must be enabled if programming is desired and  $f_{SYS} < f_{PROG}$ .
2. If average  $T_H$  is below 85° C.

**Table 10 Flash EEPROM Characteristics** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted

| Characteristic  | Symbol       | Min                   | Typical          | Max                  | Units         |
|---|--------------|-----------------------|------------------|----------------------|---------------|
| Program/erase supply voltage:<br>Read only<br>Program / erase / verify <sup>1</sup>                     | $V_{FP}$     | $V_{DD}-0.35$<br>11.0 | $V_{DD}$<br>11.4 | $V_{DD}+0.5$<br>11.8 | V<br>V        |
| Program/erase supply current<br>Word program( $V_{FP} = 12\text{V}$ )<br>Erase( $V_{FP} = 12\text{V}$ ) | $I_{FP}$     |                       |                  | 30<br>4              | mA<br>mA      |
| Number of programming pulses  | $n_{PP}$     |                       |                  | 50                   | pulses        |
| Programming pulse   | $t_{PPULSE}$ | 20                    |                  | 25                   | $\mu\text{s}$ |
| Program to verify time  | $t_{VPROG}$  | 10                    |                  |                      | $\mu\text{s}$ |
| Program margin  | $p_m$        | $100^2$               |                  |                      | %             |
| Number of erase pulses  | $n_{EP}$     |                       |                  | 5                    | pulses        |
| Erase pulse   | $t_{EPULSE}$ | 90                    | 100              | 110                  | ms            |
| Erase to verify time  | $t_{VERASE}$ | 1                     |                  |                      | ms            |
| Erase margin  | $e_m$        | $100^2$               |                  |                      | %             |
| Program/erase endurance   |              | 100                   |                  |                      | cycles        |
| Data retention  |              | 10                    |                  |                      | years         |

## NOTES:

1. Refer to errata for problem description and suggested workaround.
2. The number of margin pulses required is the same as the number of pulses used to program or erase.

**Table 11 Pulse Width Modulator Characteristics** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted


| Characteristic                                  | Symbol     | Min  | Max                          | Unit     |
|---|------------|--|------------------------------|----------|
| E-clock frequency                               | $f_{eclk}$ |  | 8.0                          | MHz      |
| A-clock frequency<br>Selectable                 | $f_{aclk}$ | $f_{eclk}/128$                                 | $f_{eclk}$                   | Hz       |
| B-clock frequency<br>Selectable                 | $f_{bclk}$ | $f_{eclk}/128$                                 | $f_{eclk}$                   | Hz       |
| Left-aligned PWM frequency<br>8-bit<br>16-bit   | $f_{lpwm}$ | $f_{eclk}/1\text{M}$<br>$f_{eclk}/256\text{M}$ | $f_{eclk}/2$<br>$f_{eclk}/2$ | Hz<br>Hz |
| Left-aligned PWM resolution                     | $r_{lpwm}$ | $f_{eclk}/4\text{K}$                           | $f_{eclk}$                   | Hz       |
| Center-aligned PWM frequency<br>8-bit<br>16-bit | $f_{cpwm}$ | $f_{eclk}/2\text{M}$<br>$f_{eclk}/512\text{M}$ | $f_{eclk}$<br>$f_{eclk}$     | Hz<br>Hz |
| Center-aligned PWM resolution                   | $r_{cpwm}$ | $f_{eclk}/4\text{K}$                           | $f_{eclk}$                   | Hz       |

Table 12 Control Timing

| Characteristic   | Symbol                      | 8.0 MHz    |        | Unit                   |
|--|-----------------------------|------------|--------|------------------------|
|  |                             | Min        | Max    |                        |
| Frequency of operation   | $f_o$                       | dc         | 8.0    | MHz                    |
| E-clock period   | $t_{cyc}$                   | 125        | —      | ns                     |
| Crystal frequency  | $f_{XTAL}$                  | —          | 16.0   | MHz                    |
| External oscillator frequency  | $2f_o$                      | dc         | 16.0   | MHz                    |
| Processor control setup time   | $t_{PCSU} = t_{cyc}/2 + 20$ | $t_{PCSU}$ | 82     | —                      |
| Reset input pulse width<br>To guarantee external reset vector<br>Minimum input time (can be preempted by internal reset) | $PW_{RSTL}$                 | 32<br>2    | —<br>— | $t_{cyc}$<br>$t_{cyc}$ |
| Mode programming setup time  | $t_{MPS}$                   | 4          | —      | $t_{cyc}$              |
| Mode programming hold time   | $t_{MPH}$                   | 10         | —      | ns                     |
| Interrupt pulse width, $\overline{IRQ}$ edge-sensitive mode<br>$PW_{IRQ} = 2t_{cyc} + 20$                                | $PW_{IRQ}$                  | 270        | —      | ns                     |
| Wait recovery startup time<br>$t_{WRS} = 4t_{cyc}$   | $t_{WRS}$                   | —          | TBD    | $t_{cyc}$              |
| Timer input capture pulse width<br>$PW_{TIM} = 2t_{cyc} + 20$  | $PW_{TIM}$                  | 270        | —      | ns                     |
| Pulse accumulator pulse width  | $PW_{PA}$                   | TBD        | —      | ns                     |

## NOTES:

1.  $\overline{RESET}$  is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for 16 clock cycles, releases the pin, and samples the pin level 8 cycles later to determine the source of the interrupt.



## NOTES:

1. Rising edge sensitive input
2. Falling edge sensitive input

TIMER INPUT TIMING


Figure 1 Timer Inputs

# PRELIMINARY

10


MOTOROLA

Figure 2 POR and External Reset Timing Diagram



MC68HC912BC32

Figure 3 STOP Recovery Timing Diagram




PRELIMINARY


# PRELIMINARY

Figure 4 WAIT Recovery Timing Diagram

WAIT RECOVERY TIME




NOTE: RESET also causes recovery from WAIT.


**Figure 5 Interrupt Timing Diagram****PRELIMINARY**

**Table 13 Peripheral Port Timing**

| Characteristic  | Symbol     | 8.0 MHz |     | Unit |
|---|------------|---------|-----|------|
|   |            | Min     | Max |      |
| Frequency of operation (E-clock frequency)                                  | $f_o$      | dc      | 8.0 | MHz  |
| E-clock period  | $t_{cyc}$  | 125     | —   | ns   |
| Peripheral data setup time<br>MCU read of ports $t_{PDSU} = t_{cyc}/2 + 40$ | $t_{PDSU}$ | 102     | —   | ns   |
| Peripheral data hold time<br>MCU read of ports                              | $t_{PDH}$  | 0       | —   | ns   |
| Delay time, peripheral data write<br>MCU write to ports except Port CAN     | $t_{PWD}$  | —       | 40  | ns   |
| Delay time, peripheral data write<br>MCU write to Port CAN                  | $t_{PWD}$  | —       | 71  | ns   |



**Figure 6 Port Read Timing Diagram**



**Figure 7 Port Write Timing Diagram**


**Table 14 Multiplexed Expansion Bus Timing** $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted

| Num | Characteristic <sup>1, 2, 3, 4</sup>         | Delay                                   | Symbol     | 8 MHz      |     | Unit |
|-----|--|---|------------|------------|-----|------|
|     |  |   |            | Min        | Max |      |
|     | Frequency of operation (E-clock frequency)   |   | $f_o$      | dc         | 8.0 | MHz  |
| 1   | Cycle time                                   | $t_{cyc} = 1/f_o$                       | —          | $t_{cyc}$  | 125 | —    |
| 2   | Pulse width, E low                           | $PW_{EL} = t_{cyc}/2 + \text{delay}$    | —2         | $PW_{EL}$  | 60  | —    |
| 3   | Pulse width, E high <sup>5</sup>             | $PW_{EH} = t_{cyc}/2 + \text{delay}$    | —2         | $PW_{EH}$  | 60  | —    |
| 5   | Address delay time                           | $t_{AD} = t_{cyc}/4 + \text{delay}$     | 29         | $t_{AD}$   | —   | 60   |
| 7   | Address valid time to ECLK rise              | $t_{AV} = PW_{EL} - t_{AD}$             | —          | $t_{AV}$   | 0   | —    |
| 8   | Multiplexed address hold time                | $t_{MAH} = t_{cyc}/4 + \text{delay}$    | —21        | $t_{MAH}$  | 10  | —    |
| 9   | Address Hold to Data Valid                   | —                                       | $t_{AHDS}$ | 30         | —   |      |
| 10  | Data Hold to High Z                          | $t_{DHZ} = t_{AD} - 20$                 | —          | $t_{DHZ}$  | —   | 20   |
| 11  | Read data setup time                         | —                                       | $t_{DSR}$  | 30         | —   | ns   |
| 12  | Read data hold time                          | —                                       | $t_{DHR}$  | 0          | —   | ns   |
| 13  | Write data delay time                        | —                                       | $t_{DDW}$  | —          | 47  | ns   |
| 14  | Write data hold time                         | —                                       | $t_{DHW}$  | 20         | —   | ns   |
| 15  | Write data setup time <sup>5</sup>           | $t_{DSW} = PW_{EH} - t_{DDW}$           | —          | $t_{DSW}$  | 15  | —    |
| 16  | Read/write delay time                        | $t_{RWD} = t_{cyc}/4 + \text{delay}$    | 18         | $t_{RWD}$  | —   | 49   |
| 17  | Read/write valid time to E rise              | $t_{RWV} = PW_{EL} - t_{RWD}$           | —          | $t_{RWV}$  | 20  | —    |
| 18  | Read/write hold time                         | —                                       | $t_{RWH}$  | 20         | —   | ns   |
| 19  | Low strobe <sup>6</sup> delay time           | $t_{LSD} = t_{cyc}/4 + \text{delay}$    | 18         | $t_{LSD}$  | —   | 49   |
| 20  | Low strobe <sup>6</sup> valid time to E rise | $t_{LSV} = PW_{EL} - t_{LSD}$           | —          | $t_{LSV}$  | 11  | —    |
| 21  | Low strobe <sup>6</sup> hold time            | —                                       | $t_{LSH}$  | 20         | —   | ns   |
| 22  | Address access time <sup>5</sup>             | $t_{ACCA} = t_{cyc} - t_{AD} - t_{DSR}$ | —          | $t_{ACCA}$ | —   | 35   |
| 23  | Access time from E rise <sup>5</sup>         | $t_{ACCE} = PW_{EH} - t_{DSR}$          | —          | $t_{ACCE}$ | —   | 30   |
| 24  | DBE delay from ECLK rise <sup>5</sup>        | $t_{DBED} = t_{cyc}/4 + \text{delay}$   | 6          | $t_{DBED}$ | —   | 37   |
| 25  | DBE valid time                               | $t_{DBE} = PW_{EH} - t_{DBED}$          | —          | $t_{DBE}$  | 23  | —    |
| 26  | DBE hold time from ECLK fall                 | —                                       | $t_{DBEH}$ | 0          | 10  | ns   |

## NOTES:

1. All timings are calculated for normal port drives.
2. Crystal input is required to be within 45% to 55% duty.
3. Reduced drive must be off to meet these timings.
4. Unequalled loading of pins will affect relative timing numbers.
5. This characteristic is affected by clock stretch.  
Add  $N \times t_{cyc}$  where  $N = 0, 1, 2$ , or 3, depending on the number of clock stretches.
6. Without TAG enabled.

# PRELIMINARY




**Figure 8 Multiplexed Expansion Bus Timing Diagram**

**Table 15 SPI Timing** $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, 200 \text{ pF load on all SPI pins})^1$ 

| Num | Function  | Symbol               | Min                              | Max                  | Unit                   |
|-----|---|----------------------|----------------------------------|----------------------|------------------------|
|     | Operating Frequency<br>Master<br>Slave          | $f_{op}$             | DC<br>DC                         | 1/2<br>1/2           | E-clock<br>frequency   |
| 1   | SCK Period<br>Master<br>Slave                   | $t_{sck}$            | 2<br>2                           | 256<br>—             | $t_{cyc}$<br>$t_{cyc}$ |
| 2   | Enable Lead Time<br>Master<br>Slave             | $t_{lead}$           | 1/2<br>1                         | —<br>—               | $t_{sck}$<br>$t_{cyc}$ |
| 3   | Enable Lag Time<br>Master<br>Slave              | $t_{lag}$            | 1/2<br>1                         | —<br>—               | $t_{sck}$<br>$t_{cyc}$ |
| 4   | Clock (SCK) High or Low Time<br>Master<br>Slave | $t_{wsck}$           | $t_{cyc} - 60$<br>$t_{cyc} - 30$ | 128 $t_{cyc}$<br>—   | ns<br>ns               |
| 5   | Sequential Transfer Delay<br>Master<br>Slave    | $t_{td}$             | 1/2<br>1                         | —<br>—               | $t_{sck}$<br>$t_{cyc}$ |
| 6   | Data Setup Time (Inputs)<br>Master<br>Slave     | $t_{su}$             | 30<br>30                         | —<br>—               | ns<br>ns               |
| 7   | Data Hold Time (Inputs)<br>Master<br>Slave      | $t_{hi}$             | 0<br>30                          | —<br>—               | ns<br>ns               |
| 8   | Slave Access Time                               | $t_a$                | —                                | 1                    | $t_{cyc}$              |
| 9   | Slave MISO Disable Time                         | $t_{dis}$            | —                                | 1                    | $t_{cyc}$              |
| 10  | Data Valid (after SCK Edge)<br>Master<br>Slave  | $t_v$                | —<br>—                           | 50<br>50             | ns<br>ns               |
| 11  | Data Hold Time (Outputs)<br>Master<br>Slave     | $t_{ho}$             | 0<br>0                           | —<br>—               | ns<br>ns               |
| 12  | Rise Time<br>Input<br>Output                    | $t_{ri}$<br>$t_{ro}$ | —<br>—                           | $t_{cyc} - 30$<br>30 | ns<br>ns               |
| 13  | Fall Time<br>Input<br>Output                    | $t_{fi}$<br>$t_{fo}$ | —<br>—                           | $t_{cyc} - 30$<br>30 | ns<br>ns               |

## NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.




1. **SS** output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

SPI MASTER CPHA0

**A) SPI Master Timing (CPHA = 0)**




1. **SS** output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


SPI MASTER CPHA1

**B) SPI Master Timing (CPHA = 1)**

**Figure 9 SPI Timing Diagram (1 of 2)**



**A) SPI Slave Timing (CPHA = 0)**



**B) SPI Slave Timing (CPHA = 1)**

**Figure 10 SPI Timing Diagram (2 of 2)**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MCUinit, MCUasm, MCUdebug, and RTEK are trademarks of Motorola, Inc. The Motorola logos are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver Colorado 80217. 1-800-441-2447, (303) 675-2140

**Mfax™:** RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

**ASIA PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax is a trademark of Motorola, Inc.

